Go to www.awrcorp.com
Back to search page Click to download printable version of this guide.

What's New in AWR Design Environment v15

© 2021 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence’s trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

All other trademarks are the property of their respective holders.

Restricted Permission:This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

  1. The publication may be used only in accordance with a written agreement between Cadence and its customer.

  2. The publication may not be modified in any way.

  3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.

  4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.


Table of Contents

AWR Design Environment v15 What's New
What's New Organization
Major Feature Overview
Known Issues for This Release
VSS PHARRAY_F Block
v15 Licensing And Operating System Changes
Early Access Features
AWR Design Environment
AWR Microwave Office and Analog Office
AWR VSS
Analyst 3D Editor
AWR Design Environment Features
Updated Equation and Variable Browser
Graph Enhancements
Template Based Measurements
Linked Global Definitions and Symbols
New Two-Click Windowing Mode
Faster Layout Rendering
Minor Improvements
Environment
Equations
Symbol Editor
User Interface
AWR Microwave Office and Analog Office Features
LPF Based Units and Grids
Load Pull Improvements
Network Synthesis Wizard Improvements
Stability Analysis using Loop Gain Envelope
APLAC Linear Subcircuit Caching
Parallel and Remote Circuit Simulation
Transmission Line Calculator
Optimizer Improvements
PCB Improvements
Minimum Spacing Routing Guides
Multiple Edge Selection
AXIEM Improvements
Analyst Simulator Improvements
Analyst 3D Editor
Minor Improvements
New/Updated Examples
New Circuit Models
New Circuit Measurements
Linear Measurements
Linear Stability Measurements
Antenna Measurements
Annotations
Network Synthesis Measurements
New Scripts
API
Data Files
Layout
Libraries
Measurements
Netlists
Output Files
Simulation - APLAC
Simulation - Analyst
User Interface
Wizard - Create New Process
AWR VSS (VSS) Features
5G NR Library
PHARRAY_F MIMO Bus Support
VSS Amplifier Model Updates
Digital Pre-Distortion
Analog-to-Digital Converter Update
Minor Improvements
New/Updated Examples
New/Updated System Blocks
Digital Pre-Distortion
NR 5G Blocks
Analog-to-Digital Converter
Amplifier Model
Frequency Controlled Switch
RF Blocks
Libraries
New System Measurements
RF Budget Measurements
Annotate System Measurements
Measurements
System Block Updates
Analyst 3D Editor Features
Environment
Search
Structure
Ribbon Changes
Solid Organization Browser Buttons
Custom Cameras
Solid References
Attribute Application
Minor Improvements
Performance
Pick Corresponding
Solid Query
Interactive Polyline/Spline Point Addition
Scripting
Min/Max Function Changes
Canceling
Failure Behavior
Version 15.04 Updates
Job Scheduler/Remote Computing
Layout
Layout-EM
Schematic Editor
Scripts
Simulation - Analyst
Simulation - APLAC
Simulation - Systems
Tuning, Yield Analysis, and Optimization
Wizards - PCB Import
Version 15.03 Updates
Installation/Licensing
Job Scheduler
Layout
Models - System
Wizards - Network Synthesis
Wizards - PCB Import
Version 15.02 Updates
API
Cell Libraries
Data Files
Equations
Geometry Simplification (SPP) Rules
Graphs
Import/Export
Job Scheduler
Layout
Layout - EM
Measurements - Circuit
Measurements - Systems
Models - System
Schematic Editor
Scripts
Simulation - Analyst
Simulation - APLAC
Simulation - AWR AXIEM
Simulation - Linear
Simulation - System
System Diagram Editor
User Interface
Wizards - Network Synthesis
Wizards - OpenAccess Import/Export
Wizards - PCB Import
Version 15.01 Updates
API
Cell Libraries
Equations
Graphs
Import/Export
Job Scheduler
Layout
Layout - EM
Load Pull
Measurements - Circuit
Measurements - Systems
Models - System
Output Files
Scripting Editor
Scripts
Simulation - Analyst
Simulation - APLAC
Simulation - AWR AXIEM
Simulation - RF Budget
Simulation - Systems
Symbol Editor
Tuning, Yield Analysis and Optimization
User Interface
Wizards - Network Synthesis
Migration Issues
AWR Design Environment v15 Specific Migration Issues
Licensing Changes
Operating System
HSPICE
APLAC
Remote Computing
Back-Saving to Previous Versions
Measurement Variables
VSS File-based Nonlinear Amplifier Blocks
Version-Independent Migration Issues
Files Automatically Migrated
Files in Appdatacommon
Files in Appdatauser
Files NOT Automatically Migrated
License File
User-Defined XML Libraries
Other Concerns
Model Compatibility
Multiple AWR Design Environment Versions
Redirection

Legal and Trademark Notice